Monitoring Complex Detectors: the uSOP approach in Belle II experiment


F. Di Capua

Dipartimento di Fisica, Univ. di Napoli Federico II and INFN

INSTR17, Novosibirsk 3/03/2017







Overview

- uSOP: a <u>Service-Oriented Platform for embedded applications</u>
- Hardware
- Software
- uSOP at work: monitoring complex detectors
 - Belle2, Beast2 @ KEK
- Conclusions



The uSOP board


- Running Linux OS (Debian)
 - porting armv7l
- Full support for compilers and applications
- Kernels: major releases available
 - -3.x and 4.x

uSOP

- <u>u</u>P- based, <u>Service-Oriented</u>
 <u>P</u>latform for embedded applications
- Strongly oriented to SPI, I2C, JTAG, UART, with isolated power for peripherals and sensors
- Fully managed remotely
- 3U Eurocard native form factor, expandable
- Derived-from and compatiblewith BeagleBone Black opensource project

uSOP – uP and utilities


512 MB DDR3 RAM



Remote Management

25 MHz Clock

16 Mbytes



- Remote control over IP for:
 - uP Reset
 - Boot mode
 - Power on/off

UART over IP:

- Console
- Bootloader
- More tasks can be implemented (watchdog, controls, ...)
- Based on the latest version of Lantronix Xport-Pro

10/100

Ethernet

Shield Tabs

Ethernet

- μP Freescale MCF5208, MMU-less architecture, 8MB RAM, 16MB Flash
- SoC running uCLinux with a full cross-compiled SDK

Timers uSOP - Peripherals/Intf **PWM Event Capture PRU** 16 x GPIO **TCK** JTAG (*) TDI 2 x RS232 (*) FPGA firmware download 2 x SPI (*) 2 x I2C (*) = fully isolated, 5V-12V supply 4 x 12 bit AIN (**) = buffered + 2 on-board power monitoring

QuickEval compatibility

SPI and I2C busses are accessible via connectors compatible with the QuickEval specifications from Linear Technology allowing the developer to benefit from a large variety of high-performance evaluation boards

QuikEval System

The QuikEval System is a USB-based product demonstration and data acquisition system for use with Linear Technology's ADCs, DACs, LED drivers, RF power detectors, PLL Synthesizers, IO-link transceivers, Power and Temperature Monitors, Intelligent Hot Swap Controllers, Battery Chargers and Managers, Coulomb Counters

Power over Ethernet Controllers and more. The system consists of a US Acquisition Controller board that connects to individual daughter cards for Linear Technology products. The software also includes web links to the device data sheets and provides an automatic update feature to keep the current with the latest set of device drivers.

Demo Boards matching your search.

Use QuikEval software with the DC590 or DC2026 Controller boards

Temperature Monitoring

LTC2983 Software

The LTC2983 demo software is designed to help configure, program and LTC2983. It can configure the LTC2983, save the configuration, check for configuration errors, run the conversion results into a text file, and create Linduino-ready C code based on the configuration. The software can be or used in conjunction with the DC2209 demo circuit.


LTC2984 Software

The LTC2984 demo software is designed to help configure, program and

- Download QuikEval
- DC590 Evaluation Kit
- DC2026 Evaluation Kit
- View All Demo Boards Using QuikEval Software

Demo Boards matering your search.										
	Demo Board #	Description	Product Page	Companion Board	Softwa	re				
	DC1009A-A	LTC2492 24-bit, 2-ch ADC, req. DC590	LTC2492	DC590B	QuikEval System					
	DC1009A-B	LTC2488 16-bit 2-ch ADC, req DC590	LTC2488	DC590B	QuikEv	al System				
	DC1009A-C	LTC2486 16-bit 2-ch ADC with Temp Sensor, PGA, req DC590	LTC2486	DC590B	QuikEv	al System				
	DC1010A-A	LTC2493 24-Bit 4/2-ch I2C Delta Sigma ADC (Req. DC590)	LTC2493	DC590B	QuikEval System QuikEval System QuikEval System					
	DC1010A-B	LTC2489 16-Bit 4/2-ch I2C Easy Drive Delta Sigma ADC (req DC590B)	LTC2489	DC590B						
	DC1010A-C	LTC2487 16-bit 4/2-ch I2C Easy Drive ADC (req DC590B)	LTC2487	DC590B						
	DC1011A-A	LTC2498 Demo Board 24-bit, 8-ch ADC, req. DC2026	LTC2498	DC2026C MYLINEAR LOG	Linduino QuikEval System GIN CART SHA		SHARE			

$\Delta\Sigma$ ADC – LTC2499 noise floor




- uSOP bench test with LTC2499:
 - $-\Delta\Sigma$ ADC, 24 bit
 - I²C, powered by uSOP isolated supply
 - V_{in} = 0V, Input shorted to local ground
 - ~5 Hz sampling rate
 - 50 Hz filter
 - $-V_{ref}$: 5V
 - Read-out by EPICS IOC
 - GUI by CSS/BOY

MONITORING COMPLEX DETECTORS

The Belle2 EndCap ECL* monitoring system

uSOP box



EndCap Sectors 7F and 8F




Belle2 EndCap Test Station at Fuji Exp. Hall, KEK

- Minimal, standalone monitoring system at the EndCap ECL test station
- 4 sectors over 32 monitored to control the conditioning system (T, Rh)
- Up-time ≈ 2 year
- Data available via both EPICS and cloud


*ECL talk from C. Cecchi on Wed

The T-Rh Controller board (LTC2983)




- Dual channel architecture, custom designed for the endcap readout
- each controller reads out two forward sectors (3x T, 1x Rh probes powered by uSOP) with galvanic isolation

T-Rh Controller




Cycles



- We have programmed the on-chip uP to perform a 3cycle measurement and processing:
 - (a) Inject current in Rsense and probe ΔV across thermistor
 - (b) Set the current to obtain ΔV ~1V (best ADC performance, low self-heating)
 - (c) Invert ΔV polarity and take a second measurement, to cancel parasitic thermocouple effect by averaging


Signal Integrity



- 3 Hz read out speed achievable with good signal integrity up to 40m cable length
- Double exponential decays: full discharge in O(1s)

uSOP @ BEAST_






- BEAST2 (phase 1) is a detector that has taken data at SuperKEKB Interaction Point, to study beam background (see P. Lewiss talk)
- uSOP has been used to monitor T and Rh of the 18 BEAST2 crystals (LYSO, CsI, CsI(TI). Data available via EPICS and cloud display (Beebotte)
- uSOP used also to monitor upset in FPGA exposed to beam background (see R. Giordano talk)



uSOP minicrate for BEAST

ECL backward installation






Monitor cables

- ECL backward installed in January 2017
- uSOP monitoring connected



The ECL EndCap monitoring system

- The final monitoring system has been installed at KEK during 2016
- Forward and Backward ECL:
 - 2112 CsI(Tl) crystals, 32 sectors
 - T and Rh monitor, 128 analog channels (96 thermistors + 32 Rh probes)
- Features:
 - 3-wire read-out to cancel the 40m cable stray resistance
 - Stray thermocouple effects cancellation
 - 4 uSOP boards, 8 T controllers with 24 bit ADCs for each endcap
 - 6U, 12HP form factor, shielded
 - Selective ground scheme to avoid loops
 - Read-out and controls via network



Backward



INSTR2017 - Novosibirsk, Russia


uSOP board wiring scheme



EPICS Experimental Physics and Industrial Control System

- EPICS (http://www.aps.anl.gov/epics/) is a set of Open Source software tools, libraries and applications developed collaboratively and used worldwide to create distributed soft real-time control systems for scientific instruments such as a particle accelerators, telescopes and other large scientific experiments.
 - On uSOP:
 - Straightforward compilation on ARM
 - Variety of EPICS extensions available on board:
 - ALH (ALarm Handler)
 - PV gateway
 - Asyn
 - StreamDevice
 - Autosave
 - IOCs for:
 - Linear LTC2499 (I2C)
 - Linear LTC2983 (SPI)
 - Sitara ADC (parallel)

Displaying variables



Conclusions

- uSOP has been intensively tested at KEK, starting from Apr.
 2015
- Stable and reliable LINUX platform, with uptime ≈ 2 years
- Hardware controllers for all most common serial busses
- Fully (re)configurable and managed remotely (from brick to fully functional)
- Designed to work as a stand-alone unit, yet easy to deploy in complex control infrastructures
- EPICS compliant, IOCs developed for all the needed DAQ units




BACKUP

Cortex A Cores (32bit)

	ARMv7-A	Cortex-A5 ^[23]	Application profile, ARM / Thumb / Thumb-2 / DSP / SIMD / Optional VFPv4-D16 FPU / Optional NEON / Jazelle RCT and DBX, 1–4 cores / optional MPCore, snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)	4-64 KB / 4-64 KB L1, MMU + TrustZone	1.57 DMIPS/MHz per core
		Cortex-A7 ^[24]	Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4-D16 FPU / NEON / Jazelle RCT and DBX / Hardware virtualization, in-order execution, superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), ACP, architecture and feature set are identical to A15, 8-10 stage pipeline, low-power design ^[25]	8-64 KB / 8-64 KB L1, 0-1 MB L2, MMU + TrustZone	1.9 DMIPS/MHz per core
		Cortex-A8 ^[28]	Application profile, ARM / Thumb / Thumb-2 / VFPv3 FPU / NEON / Jazelle RCT and DAC, 13-stage superscalar pipeline	16-32 KB / 16-32 KB L1, 0-1 MB L2 opt ECC, MMU + TrustZone	Up to 2000 (2.0 DMIPS/MHz in speed from 600 MHz to greater than 1 GHz)
		Cortex-A9 ^[27]	Application profile, ARM / Thumb / Thumb-2 / DSP / Optional VFPv3 FPU / Optional NEON / Jazelle RCT and DBX, out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)	16–64 KB / 16–64 KB L1, 0–8 MB L2 opt parity, MMU + TrustZone	2.5 DMIPS/MHz per core, 10,000 DMIPS @ 2 GHz on Performance Optimized TSMC 40G (dual-core)
Cortex-A (32-bit)		Cortex-A12 ^[28]	Application profile, ARM / Thumb-2 / DSP / VFPv4 FPU / NEON / Hardware virtualization, out-of-order speculative issue superscalar, 1–4 SMP cores, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), accelerator coherence port (ACP)	32-64 KB / 32 KB L1, 256 KB-8 MB L2	3.0 DMIPS/MHz per core
		Cortex-A15 ^[29]	Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / integer divide / fused MAC / Jazelle RCT / hardware virtualization, out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), ACP, 15-24 stage pipeline ^[25]	32 KB w/parity / 32 KB w/ECC L1, 0-4 MB L2, L2 has ECC, MMU + TrustZone	At least 3.5 DMIPS/MHz per core (up to 4.01 DMIPS/MHz depending on implementation) ^[30]
		Cortex-A17	Application profile, ARM / Thumb / Thumb-2 / DSP / VFPv4 FPU / NEON / integer divide / fused MAC / Jazelle RCT / hardware virtualization, out-of-order speculative issue superscalar, 1–4 SMP cores, MPCore, Large Physical Address Extensions (LPAE), snoop control unit (SCU), generic interrupt controller (GIC), ACP	MMU + TrustZone	?
	ARMv8-A	Cortex-A32 ^[31]	Application profile, AArch32, NEON advanced SIMD	8-64 KB w/optional parity / 8-64 KB w/optional ECC L1 per core, 128 KB-1 MB L2 w/optional ECC shared	

Beaglebone Black



AM5728



AM5728, AM5726 SPRS953 - DECEMBER 2015

AM572x Sitara™ Processors Silicon Revision 2.0

1 Device Overview

1.1 Features


- . For Silicon Revision 1.1 information, see SPR915
- ARM® Dual Cortex®-A15 Microprocessor Subsystem
- Up to 2 C66x™ Floating-Point VLIW DSP
 - Fully Object-Code Compatible With C67x[™] and C64x+[™]
 - Up to Thirty-two 16 × 16-Bit Fixed-Point Multiplies per Cycle
- Up to 2.5MB of On-Chip L3 RAM
- Two DDR3/DDR3L Memory Interface (EMIF) Modules
- Supports up to DDR3-1066
- Up to 2GB Supported per EMIF
- Dual ARM® Cortex®-M4 co-processors
- IVA-HD Subsystem
- Display Subsystem
- Full-HD Video (1920 x 1080p, 60 fps)
- Multiple Video Input and Video Output
- 2D and 3D Graphics
- Display Controller With DMA Engine and up to Three Pipelines
- HDMI™ Encoder: HDMI 1.4a and DVI 1.0 Compliant
- 2x Dual-Core Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS)
- 2D-Graphics Accelerator (BB2D) Subsystem
- Vivante™ GC320 Core
- · Video Processing Engine (VPE)
- Dual-Core PowerVR® SGX544™ 3D GPU
- Crypto Hardware Accelerators
 - AES, SHA, RNG, DES and 3DES

. Three Video Input Port (VIP) Modules


- · General-Purpose Memory Controller (GPMC)
- Enhanced Direct Memory Access (EDMA) Controller
- 2-Port Gigabit Ethernet (GMAC)
- Sixteen 32-Bit General-Purpose Timers
- 32-Bit MPU Watchdog Timer
- · Five Inter-Integrated Circuit (I2C) Ports
- HDQ™/1-Wire® Interface
- Ten Configurable UART/IrDA/CIR Modules
- Four Multichannel Serial Peripheral Interfaces (MCSPIs)
- Quad SPI Interface (QSPI)
- SATA Gen2 Interface
- Multichannel Audio Serial Port (MCASP)
- SuperSpeed USB 3.0 Dual-Role Device
- High-Speed USB 2.0 Dual-Role Device
- PCI-Express® 2.0 Subsystems With Two 5-Gbps Lanes
 - One 2-lane Gen2-Compliant Port
- or Two 1-lane Gen2-Compliant Ports
- Dual Controller Area Network (DCAN) Modules
- CAN 2.0B Protocol
- · Up to 247 General-Purpose I/O (GPIO) Pins
- · Power, Reset, and Clock Management
- · On-Chip Debug With CTools Technology
- 28-nm CMOS Technology
- 23 mm × 23 mm, 0.8-mm Pitch, 760-Pin BGA (ABC)

ADVANCE INFORMATION

Beagleboard X15



3-WIRE READOUT



3-WIRE SENSOR w/DUAL MATCHED CURRENT EXCITATION. CONVERTS WITH A SINGLE DIFFERENTIAL MEASUREMENT. ADSELF-COMPENSATES FOR MATCHED +/- LEAD RESISTANCES.