

DEPFET at Belle II



*The International Conference
on Instrumentation
for Colliding Beam Physics*



February 24 - March 1, 2014
Budker INP
Novosibirsk, Russia



Felix Mueller

(Max-Planck-Institute for Physics)

on behalf of the DEPFET collaboration







Outline

- SuperKEKB and Belle II
- Vertex Detector (VXD)
- Pixel Detector (PXD) and its characteristics
- DEPFET technology and working principle
- The readout electronics
- Gated Mode Operation
- Production / Technology Issues
- Lab Measurements and TestBeam with PXD6
- Summary and future plans



SuperKEKB upgrade



Nano beam scheme → smaller beam size (~nm)
& increased beam currents (x2)

- $\mathcal{L} = 8 \times 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$ (40 times larger than in KEKB)
- $E_{e^-} = 7 \text{ (8) GeV}$ & $E_{e^+} = 4 \text{ (3.5) GeV}$
($\beta\gamma = 0.42$ (KEK) → **0.28** (SuperKEK))
- $E_{\text{cm}} = 10.58 \text{ GeV} - Y(4S)$

Changes involving the Vertex Detector (VXD):

- Four layers of Double Sided Si-Strip Detector (DSSD) with a larger radius
- Two layers of DEPFET pixel detector (PXD)



⇒ see talk from Ichiro ADACHI (Status of Belle II and SuperKEKB)



Vertex Detector (VXD)



Tasks of the vertex detector:

- reconstruction of primary, secondary, ... vertices of short-lived particles
decay of particles is typical in the order of $100\text{ }\mu\text{m}$ from the IP
- detect tracks of low momentum particles (in high B field) which cannot make it to the main tracker
 - Innermost detector system as close as possible to IP
 - highly granular pixel sensors; provide most accurate 2D position information
 - should be massless and still provide a large enough S/N
 - Design and specifications to a larger extent driven by machine/beam characteristics
 - Beam background, radiation damage, occupancy ...






Vertex Detector (VXD)



Silicon Vertex Detector (SVD)

4 layers of double sided silicon strip detector


$R = 3.8 \text{ cm}, 8.0 \text{ cm}, 11.5 \text{ cm}, 14 \text{ cm}$



Pixel Detector (PXD)


2 layers of DEPFET pixels

$R = 1.4 \text{ cm}, 2.2 \text{ cm}$






PXD detector requirements





Occupancy	0.1 hits/ $\mu\text{m}^2/\text{s}$
Frame time	20 μs (rolling shutter mode)
Momentum range	Low momentum ($<1\text{GeV}$)
Acceptance	17° - 150°
Radiation	$\sim 20\text{ kGy/year}$, $1 \cdot 10^{10}\text{ n/ab}^{-1}\text{cm}^2$

- Belle II is dominated by low momentum tracks
- Modest intrinsic resolution ($15\text{ }\mu\text{m}$), dominated by multiple scattering $\rightarrow$ Moderate pixel size ($50 \times 75\text{ }\mu\text{m}^2$)
- Lowest possible material budget ($0.2\% X_0/\text{layer}$) [including ASICs]
- due to higher background (20x-40x): Radiation damage and occupancy, fake hits and pile-up noise
- 10x higher event rate $\Rightarrow$ higher trigger rate
- Replace inner layers of SVD with PXD







Mockup of the Belle II PXD Detector





Half Ladder of DEPFET PXD


	Inner layer (L1)	Outer layer (L2)
# modules	8	12
Distance from IP (cm)	1.4	2.2
Thickness (μm)	75	75
Total # pixels	3.072×10^6	4.608×10^6
Pixel size (μm^2)	55, 60 x 50	70, 85 x 50
Sensitive area (mm^2)	44.8 x 12.5	61.44 x 12.5
Sensor length (mm)	90	123
Frame/Row rate	50 kHz / 10 MHz	50 kHz / 10 MHz





DEPFET (DEPleted p-channel Field Effect Transistor)

Cross-section of a DEPFET



internal amplification:
 $g_q \approx 0.5 \text{ nA/e}^-$

A DEPFET is a MOSFET
onto a sideward depleted
silicon bulk

90 steps fabrication process

- 9 Implantations
- 19 Lithographies
- 2 Polysilicon layers
- 2 Aluminum layers
- 1 Copper layer
- Back side processing

Impinging
particle


- Low noise
- Low power
- High signal/noise-ratio
- Non-destructive readout



Control and readout electronics

Drain Current Digitizer (DCD)


- Keeps the columns line potential constant
- 8 bit ADCs
- Compensates for pedestal current variation (2bit DAC)
- Programmable gain and BW
- 256 input channels (4 per module)



DEPFET

SWITCHER

- Fast voltage pulses up to 20 V to activate gate rows and to clear the internal gate
- JTAG for interconnectivity tests
- 64 output drivers for both gate and clear channels → address 32 matrix segments
- 768 rows → 192 electrical rows → 6 ASICs needed per module




Kapton Flex cable

- Power Supply via soldered contacts and bond wires
- Data transmission via bond wires
- 4 layers, 48 cm

Data Handling Processor (DHP)

- Pedestal correction
- Common mode correction
- Data reduction using the zero suppression
- Triggered readout scheme introduces further data reduction
- Controls the Switcher sequence








Rolling Shutter Mode - Readout

Rolling Shutter Mode

- Low power consumption; only one row is active; all are sensitive
- Single Sampling (pedestal subtraction and common mode correction)
- Readout time: 20 μ s for entire frame (50 kHz)
- Read-Clear cycle: 100 ns






single pixel DEPFET (COG LE) current output as seen by DCD
row-rate 10.83MHz (92.3ns) -- clear at end of cycle



one ADC per column



Gated-Mode Operation






„physics“
„background“

Continuous injection scheme; total rate: 50 Hz
Due to Liouville theorem injected bunches need to cool (4ms); results in „noisy“ particles
Very large occupancy („junk charge“)
If similar damping is assumed for SuperKEKB => 20% downtime for PXD



Processing



Phase I – before metal

- Implantations
- Polysilicon
- Dielectric depositions

front end of line

Phase II – Aluminum

- Metal 1
- Isolation
- Metal 2



back end of line

Phase III – Thinning & Copper

- Handle Wafer Removal
- Dielectric deposition
- Metal 3
- Passivation






Thinning Technology







Lab measurements and Beam Test



seed charge Laser scan 5x6 pixels




cluster charge Laser scan 5x6 pixels




Homogeneous charge collection




Large PXD6 Prototype Matrix – fully populated module



Switcher-B18v2.0




DCD-Bv2





66 mm

Belle II pixel cell design
640x192 pixels matrix
50x75x50 μm^3 pixel cells






Vertex Detector and AIDA Telescope – Testbeam 2014




1 Tesla Solenoid Field





Setup – Testteam 2014 – DESY






Further Talks related to PXD & Testbeam

Testbeam results, "DEPFET as a measurement device: simulation and data reconstruction"

⇒ by Peter KVASNICKA; following talk

"The Belle II Pixel Detector DAQ"

⇒ by David MÜNCHOV, Saturday 10:05





DEPFET Collaboration

- CNM/IFAE, Barcelona
- Charles University, Prague
- DESY, Hamburg
- HLL, Munich
- IFCA, Santander
- IFIC, Valencia
- IFJ PAN, Krakow
- IHEP, Beijing
- KEK-PF, Tsukuba
- KIT, Karlsruhe
- LMU Munich
- MPI for Physics, Munich
- TU, Munich
- University of Barcelona
- University of Bonn
- University of Heidelberg
- University of Giessen
- University of Göttingen





Summary

- To fully exploit the high luminosity (increase by factor 40), the detector is currently upgraded
- Excellent *spatial resolution* of $\sim 15 \mu\text{m}$; *occupancy* $\sim 1\%$, fast readout (50 kHz frame rate), huge number of pixels ($\sim 8 \text{ Mpix}$) $\Rightarrow$ fits all the requirements for Belle II
- complex DEPFET *technology*; fully functional; successful demonstration in lab and beam tests
- Thinning of sensitive area down to $50\mu\text{m} / 75 \mu\text{m}$ ($0.2\% X_0$), minimizing multiple scattering;
- Low *power consumption* $\sim 18 \text{ W}$ per ladder
- ASICs and Sensors close to final version
- Signal to Noise: ~ 40 (including noise from ASICs)
- Many aspects not covered in this talk; though in development by the Collaboration



Backup



Radiation Tolerance

Gate Dielectrics: ~ 200nm

- ▷ Radiation field at Belle II dominated by ~MeV electrons/positrons from QED beam background

Ionizing Radiation - Total Ionizing Dose (TID)



(~2Mrad/a at Belle II)

- Positive fixed oxide positive charge $\rightarrow \Delta V_T$
- interface trap density $\rightarrow$
 - reduced mobility (g_m)
 - higher $1/f$ noise

Non Ionizing Energy Loss (NIEL)

($10^{12} n_{eq}/cm^2/year$ at Belle II)

- leakage current increase $\rightarrow$ shot noise
- trapping not considered to be critical
- Type inversion expected after $10^{14} n_{eq}/cm^2$






Radiation Tolerance

R&D since 2008:

- ▷ Reduce t_{ox}
- ▷ Optimize gate dielectric layer

$\Delta V_{th}(10\text{Mrad})$: $\sim 15\text{V} \rightarrow 3\text{V}$


The remaining small threshold voltage shift can easily be compensated by a shift of the operating voltages of the DEPFET!



→ Safe operation for about 10 years in Belle II



Belle II – Pixel Detector – Inner Layer




Inner layer close to the IP (14mm)

Additional carbon fibers capillaries to cool the Switchers, if needed (not tested yet)



Belle II – Pixel Detector – OuterLayer




- Low material budget cooling
- Massive structures outside the acceptance to cool down the readout chips
- The center of the ladder rely on cold air




Gated Mode – Simulations – trajectories of electrons

Collection Mode



$$V_{\text{Clear}} = 3V$$


Blind Mode



$$V_{\text{Clear}} = 18V$$




GM: Generation of Junk Charge – CCG dependance



**1ADU
=
2.61 electrons**



GM: Generation of Junk Charge – Laser intensity dependence




1ADU
=
2.61 electrons




Four Fold Readout

geometrical



electrical





Cooling Issues

