

## Alexander Leflat - SINP MSU On behalf of the LHCb VELO Upgrade Group



25.02.2014



# Contents



- Introduction to LHCb detector
- Brief VELO Overview
- Upgrade motivation and challenge
- Upgrade in details, R&D
  - Sensors
  - Modules
  - ASIC
  - Data acquisition
  - Cooling
  - RF Box
- Timetable
- > Summary






## Introduction to LHCb detector



✓ Forward detector designed to search for New Physics by studying CP violation and rare decays of beauty and charm particles at the LHC.

✓ Excellent Vertex & Momentum resolution, particle ID and flexible triggering.



Alexander Leflat




## **VELO Detector Overview**



#### SENSORS

- 300  $\mu$ m Silicon 42 R and 42  $\Phi$  sensors, 2048 strips.
- Active area at 8.2 mm from Beam line.
- Certified up to 700 V Bias voltage.

Alexander Leflat



# Image: Construction of the sensors 1 m Image: Constrend of the sensors 1 m

25.02.2014

#### FE chip Beetle:


- 128 analogue readout channels.
- 40 MHz clock, **1 MHz** readout.
- Peaking time < 25 ns.

• S/N = 20.

- Radiation hardness > 10 Mrad.
  - ✓ Operation in secondary Vacuum
  - ✓ Corrugated RF foil
  - $\checkmark$  Cooling by evaporated CO2




Talk by Tim Head , Performance and Radiation Damage Effects in the LHCb Vertex Locator





# Upgrade motivation and challenge





As part of LHCb tracker the VELO should be modified to cope with Luminosity  $2x10^{33}$  cm<sup>-2</sup> s<sup>-1</sup>

- Readout whole detector at 40 MHz clock every bunch crossing, 25 ns
- Fully software trigger, no L0 trigger
- Completely new Front End ASIC
- Pixels instead of strips, give faster pattern recognition
- Active area at 5.1 mm from Beam line
- New microchannel cooling system
- New thinned RF foil
- Radiation hardness up to 400 Mrad (10 years)

All these points should provide the desired resolution and tracking as well as the necessary data rate



25.02.2014



# **VELOPIX**, general view




- ✓ Full detector consists of 26 stations.
- ✓ Station consists of two L-shape modules, one on each side of the beam.
- ✓ Varying spacing along the beam, minimum 24 mm between stations.
- ✓ Geometrical efficiency > 99 %.
- $\checkmark$  Total active area ~1240 cm² .




VELOPIX half








- ✓ Planar Silicon n-in-n or n-in-p.
- ✓ 200 micron thickness.
- ✓ Tile for 3 VeloPix chips: ~ 43 x 14 mm
- ✓ 55 x 55 micron pixel size.
- $\checkmark$  Non homogeneous design of Guard rings:
  - Fluence difference factor of ~40 on hot and on far ends.
  - Bias Voltage ~1000V at the end of lifetime, 50  $fb^{\text{-}1}$
  - Guard ring width ~450 micron.
- ✓ Possible vendors Micron/Hamamatsu



















- ✓ New VeloPix ASIC based on the Medipix family (TimePix, TimePix3).
- ✓ TimePix3 ASIC is used as prototype for Beam tests by VELO group.
- $\checkmark$  VeloPix designed by CERN medipix group and Nikhef.
- ✓ Matrix of 256 x 256 pixels , ~14 x 14 mm<sup>2</sup> active area.
- ✓ 130 nm CMOS technology, radiation hardness up to 400 MRad.
- ✓ First submission in summer 2014, production in 2015.

#### **VeloPix features:**

- Data driven readout, hits immediately transferred to the output.
- [4 x 2] pixels with fixed boundaries compose Super-pixel to reduce the data volume. Typical cluster size is 2-4, removes duplicated address and timestamp.
- Time stamp and label of output data (BCID).
- Binary readout.
- Time-of-Arrival and Time-over-Threshold measurements, all hits are ToA, but ToT available at low rate.
- Output bandwidth 13 Gbit/s; 4 links @ 5 Gbit/s.
- Zero suppressed data.
- Fast front-end: Timewalk < 25 ns.
- Power dissipation < 3 Watts per chip @ 1.5V (1.5 W/cm<sup>2</sup>).
- Expected threshold ~1000 e-.











- $\checkmark$  Differential copper link from ISIC (Kapton ~1 m) inside of vacuum tank .
- $\checkmark$  Vacuum feed through.
- $\checkmark$  Electrical to optical conversion outside of vacuum tank.
- ✓ Optical link ~300 m long.
- $\checkmark$  4 mezzanines with powerful FPGA (ALTERA, Stratix-V).
- $\checkmark$  DAQ module TELL40, common for LHCb, ATCA standard.
- ✓ 12 x 10 Gigabit Ethernet outputs.

✓ CPU farm.









First prototype

Looks promising


#### **Key Fearures**

- ✓ Method: evaporated  $CO_2$  flow via microchannels etched in Silicon substrate.
- $\checkmark$  Bring the coolant directly to power dissipation areas .
- $\checkmark$  Keep the sensors at -20 °C to reduce the radiation damage.
- ✓ Good uniformity of material in sensitive region, **no CTE difference**. Less material.
- $\checkmark$  Channel cross section 200 x 120  $\mu m^2$
- ✓ Detectors in vacuum, hence leakage/breakage is a serious concern.

**R & D** started in summer 2012. After 1.5 year efforts we have achieved:

- ✓ Required operational pressure ~15 Bar at -30 °C, and ~60 Bar at room temperature.
- ✓ Withstand on safety limits of 150 Bar.
- ✓ Stress test of samples at ~700 Bar.

✓ Thermal and pressure cycling long term tests (-40 .. +40 °C, 0 .. 200 Bar).





# Upgrade in details VI, RF Box




VELOPIX


#### **Requirements:**

- $\checkmark$  Separates Accelerator (10<sup>-9</sup> mbar) and VELO (10<sup>-7</sup> mbar) vacua.
- ✓ Vacuum tight, leakage < 10<sup>-9</sup> mbar l/s.
- ✓ Electrically conductive: guides beam mirror current.
- ✓ Low mass: located at R=3.5 mm from beam line.
- ✓ Thermally stable and thermally conductive.

#### Material and fabrication:

- $\checkmark$  Aluminum (AlBeMet) <300  $\mu m$  thick top foil, 500  $\mu m$  thick walls.
- ✓ Milled from solid block of Aluminum.
- ✓ Local chemical thinning with NaOH after milling, under discussion.





VELO

25.02.2014

Alexander Leflat



## Timetable




Beam Crossing		50 ns	5		-		25 ns			-	25 ns		
Start up	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022+
√s (TeV):	0.9 - 7 8				LS 1		13 - 14			LS 2			
<i>L</i> Instant	$10^{32}$ 3 – 4 x $10^{32}$						4 x 10 <sup>32</sup>			LHCb	10	$10 - 20 \times 10^{32}$	
<i>L</i> Integrated	3 fb <sup>-1</sup>						5 - 7 fb <sup>-1</sup>			pgrade	> 50 fb <sup>-1</sup>		
http://cds.cern.ch/record/1443882/files/LHCB-TDR-012.pdf													



http://cds.cern.ch/record/1333091/files/LHCC-I-018.pdf





http://cds.cern.ch/record/1624070/files/LHCB-TDR-013.pdf



25.02.2014

Alexander Leflat





- □ VELOPIX installation in 2019
- Luminosity 2 x 10<sup>33</sup> (factor of 5 increase vs current VELO)
- □ No L0 trigger, all data to CPU farm
- $\square$  Planar silicon pixels, 55 x 55  $\mu m^2$
- □ Active area at 5.1 mm from the beam
- □ Fluence at hot end of sensor 8x10<sup>15</sup> MeV n<sub>eq</sub> /cm<sup>2</sup>
- □ VELOPIX ASIC based on Medipix Family, 130 nm CMOS
- Data flow: 20 Gbit/s output bandwidth per ASIC
- Evaporative CO<sub>2</sub> cooling in Silicon microchannel substrate
   300 μm thick RF-box milled from solid block of Aluminum


Upgrade is going well and on schedule, many novel techniques














25.02.2014



### **VELOPIX Electronics**














total material:  $21.3\% X_0$ 


Total Material of Upgrade VELO as described in TDR





## **VELOPIX** Artist Impression





Artist impression of installed upgraded VELO detector, produced by Nikhef Mechanical Engineering Department.




25.02.2014

Alexander Leflat INSTR



### **VELOPIX Expectations**





IPx resolution for long tracks for VELO Upgrade compared to expected performance of current VELO design in upgrade conditions, as described in TDR.



25.02.2014