

# TRB3 Platform Developments

Cahit Uğur  
on behalf of the TRB3 collaboration

*GSI Helmholtz Centre for Heavy Ion Research, Darmstadt – Germany*

*International Workshop on  
Antiproton Physics and Technology at FAIR  
19 November 2015, Novosibirsk*




JOHANNES  
GUTENBERG  
UNIVERSITÄT  
MAINZ



- Multi-purpose FPGA based TDC platform with **64 channels** on each FPGA
- Leading edge time precision **<12ps RMS on every channel**
- ToT measurement on a single channel **<15ps RMS**
- **Very stable data transfer** over two 1 GbE links
- Mature DAQ and slow control protocol - TRBNET
- Existing software for eventbuilding, unpacking, calibration and analysis
- Existing FEE and AddOn boards
- Reached a **(known)bug-free state**

# BACK TO THE BEGINNING



- Outline
- Concept
- TRB3 Platform: Hardware
  - Time digitisation with FPGAs
  - Amplitude digitisation with FPGAs
  - Charge digitisation with FPGAs
- TRB3 Platform: Software
- Applications

- Only commercial components
  - easily available, industrial quality in design and package
  - not producer dependent, like commodities
  
- Off the shelf FPGAs as FEE
  - fully configurable
  - high number of resources
  
- Possible to “misuse” resources
  - intrinsic delays for time measurements
  - LVDS receivers as discriminators
  
- Possible to alter the setup for different measurements
  - external pulser for amplitude measurements
  - signal integration for charge measurements

### Tapped Delay Line



- Delay line: time → digital
- Register array: snapshot of delay line
- Common stop: 200MHz clock
- Calibration: code density test

### Time flag

- Coarse counter 5ns
- Epoch counter 10.24us


Stretcher  
Decoder  
Ring buffer

short pulses & double edge  
thermocode → binary  
dynamic size




Tapped Delay Line method with common stop signal

Readout request  
Slow control  
Data



Entries	601935
Mean	-0.05705
RMS	0.008021

## Novel ToT Measurement





### Advantages


- Double number of channels: 65ch
- %30 less data load
- High precision maintained

### Disadvantages


- Longer dead time  
~70ns
- No multi-hit capability
- Stretcher offset




- Strong temperature dependency (0.4%/K) in ToT value due to the long signal stretching
- Different for each channel



- Strong temperature dependency (0.4%/K) in ToT value due to the long signal stretching
- Different for each channel
- Luckily can be corrected with a simple model
- $ToT' = ToT_m - k_T * \Delta T * k_O * ToT_i$
- After correction 65ps shift over 6K



- A periodic ramp signal is applied to the reference pin of an LVDS buffer
- Input signal is applied to the other input
- Measure time until reference crosses input signal
- 10bit ADC, 20MSPS needs 31ps time precision
- Advantage: many channels in one FPGA (one ramp generator), no data transfer to the FPGA, low power




Measurements with externally generated ramp signal show that


ch2 level [mV]	Mean [ps]	Jitter (RMS) [ps]
400	2551	50
800	3034	24
1200	3538	18
1600	4125	15

- the ADC concept works
- the measured TDC time precision for 26ps ramps is compatible with an ADC with 10 bits precision and 20 MSPS
- An addon board with a ramp generator is being implemented for evaluation

## Idea: Modified Wilkinson ADC

- The input signal is integrated with a capacitor
- The capacitor is discharged using a current source → fast crossing of zero
- Measure time necessary to reach zero








- platform for TDC measurements and data readout
- developed firmwares and software
- 4 peripheral FPGAs with 256 TDC channels
- central FPGA as CTS & GbE controller
- flexible with many addons
- 8-12 ps leading edge time precision
- 10-15ps ToT time precision
- 40 MHz max. hit rate (burst)
- 140MB/s data readout via 2 GbE links

TRB3: the TRB3 collaboration  
 Photo by Gaby Otto, GSI Darmstadt,  
 06.09.2012.


- FEE for leading edge and ToT measurement
- Pre-amplification, discrimination, threshold setting, ToT encoding in the pulse width
- Placed directly at the detector, no cable, only digital signals are sent out
- Pulser test:  $\sim 23$  ps
- Single photoelectron laser test with MCP:  $\sim 70$ ps
- Tested in many Barrel DIRC test beam times




- FEE for charge measurement
- Signal is integrated, charge is encoded in pulse width
- Tested in lab with pulser and in gamma beam in Mainz (MAMI)
- Charge precision in lab: 0.5% (no walk correction)
- Charge precision: as low as 5% (no walk correction)
- Further investigations are ongoing




- Optimised power supply: low-noise DC-DC converters or pure linear regulation
- Additional I/O: 40 differential I/O lines in addition to any AddOn board
- Adaptable read-out band-width: 1 GbE link per crate (9 boards) or up to two GbE links for each board
- Stand-alone operation or mounting in crate (3U, 180mm deep) possible
- Additional fast Serdes connection: AddOns can use up to 8 Serdes links in addition to 4 connections via backplane and 2 SFPs
- Flexible clocking: Internal oscillator, external via backplane, external via cable
- Compatible to all existing AddOns




- A quarter of a TRB3 in a small form factor
- 32 differential I/O lines
- 64 TDC channels for ToT measurements
- 1 GbE link for read-out
- External or internal clock
- Fully compatible with the TRB3 system
- Very good time resolution  $<12\text{ps RMS}$
- Tested in many CBM-TOF test beam times – also next week @CERN



- Positron Emission Tomography (PET) for molecular imaging
- Approach is RPC (Resistive Plate Chambers) based
- Simulations suggest factor 8 better performance over the best commercial tomography [1][2]
- Animal PET Prototype demonstrated 0.4 mm image resolution with TRB2 [3]
- Prototype for high resolution animal PET scanner and low sensitivity (for cost reasons) whole body human scanner is under development



A-detector a; B-detector b; 1-X strips; 2-Y strips; 3-signal division network; 4-high voltage connections. [3]



Hit map in a) detector a, and in b) detector b. The shadowed vertical lines correspond to the 0.35 mm spacers used to define the gap width. [3]

[1] A. Blanco et al., Nucl. Instr. and Meth. A602 (2009) 780;

[2] M. Couceiro et al., 2012 IEEE Nucl. Sci. Symp. Conf. Record (2012) 2651;

[3] P. Martins et al., 2012 IEEE Nucl. Sci. Symp. Conf. Record (2012) 3760

### Central Trigger System


**- Status overview**

Counter	Counts	Rate
Trigger asserted	398594099 clics	300.30 Kcnt/s
Trigger rising edges	398594099 edges	300.30 KHz
Trigger accepted	90048920 events	269.54 KHz

Last Idle Time: 1650 ns  
Last Dead Time: 1680 ns, 595.24 KHz

Throttle:  Limit Trigger Rate to 1 KHz  
Full Stop:  Ignore all events

Export CTS Configuration: as TrbCmd script, as shell script



**- Trigger Channels**

#	Enable	Trg. Cond.	Assignment	TrbNet Type	Asserted	Edges
0	<input type="checkbox"/>	R. Edge	Ext. Logic - CBM	Ox1_pysics_trigger	1370.38 cnt/s	124.58 Hz
1	<input checked="" type="checkbox"/>	R. Edge	Periodical Pulser 0	Ox1_pysics_trigger	300.30 Kcnt/s	300.30 KHz
2	<input type="checkbox"/>	R. Edge	Periodical Pulser 1	Ox1_pysics_trigger	25.00 Mcnt/s	25.00 MHz
3	<input type="checkbox"/>	R. Edge	Periodical Pulser 2	Ox1_pysics_trigger	0.00 cnt/s	0.00 Hz
4	<input type="checkbox"/>	R. Edge	Periodical Pulser 3	Ox1_pysics_trigger	0.00 cnt/s	0.00 Hz
5	<input type="checkbox"/>	R. Edge	Random Pulser 0	Ox1_pysics_trigger	149.76 Kcnt/s	149.51 KHz
6	<input type="checkbox"/>	R. Edge	Trigger Input 0	Ox1_pysics_trigger	20.00 Mcnt/s	125.56 Hz
7	<input type="checkbox"/>	R. Edge	Trigger Input 1	Ox1_pysics_trigger	0.00 cnt/s	0.00 Hz
8	<input type="checkbox"/>	R. Edge	Trigger Input 2	Ox1_pysics_trigger	269.54 Kcnt/s	269.54 KHz
9	<input type="checkbox"/>	R. Edge	Trigger Input 3	Ox1_pysics_trigger	100.00 Mcnt/s	0.00 Hz
10	<input type="checkbox"/>	R. Edge	Coincidence Module 0	Ox1_pysics_trigger	100.00 Mcnt/s	0.00 Hz
11	<input type="checkbox"/>	R. Edge	Coincidence Module 1	Ox1_pysics_trigger	100.00 Mcnt/s	0.00 Hz
12	<input type="checkbox"/>	R. Edge	Coincidence Module 2	Ox1_pysics_trigger	100.00 Mcnt/s	0.00 Hz
13	<input type="checkbox"/>	R. Edge	Coincidence Module 3	Ox1_pysics_trigger	100.00 Mcnt/s	0.00 Hz

**- Trigger Input Configuration and Coincidence Detectors**

Input Modules					Coincidence Detectors				
#	Inp. Rate	Invert	Delay	Spike Rej.	Override	#	Window	Coin Mask (3:0)	Inhibit Mask (3:0)
0	125.56 Hz	<input type="checkbox"/>	0 ns	0 ns	bypass	0	150 ns	<input type="checkbox"/>	<input type="checkbox"/>
1	0.00 Hz	<input type="checkbox"/>	0 ns	0 ns	bypass	1	150 ns	<input type="checkbox"/>	<input type="checkbox"/>
2	269.54 KHz	<input type="checkbox"/>	0 ns	0 ns	bypass	2	150 ns	<input type="checkbox"/>	<input type="checkbox"/>
3	0.00 Hz	<input type="checkbox"/>	0 ns	0 ns	bypass	3	150 ns	<input type="checkbox"/>	<input type="checkbox"/>

**- Pulsers**

Periodical Pulsers			Random Pulsers	
#	Low-Period	Frequency	#	Mean Frequency
0	8.32 us	301.20 Kcnt/s	0	150 KHz

Three input formats are supported:  
 1) Enter the **duration of the low-period** in clock cycles by **omitting a unit**  
 2) Enter the **duration of the low-period** in seconds by adding "s"  
 3) Enter the **frequency** by appending "Hz"

**- CTS Details**

Optional unit prefixes: n, u, m, K, M, G. Example: 1ms = 1e-3s, 1 Ms = 1e3s  
 Press enter or leave input do apply values. This might take a few moments and is completed as soon as the left column has changed.



Readout config:  Trigger Channel Counter,  Idle/Dead Counter,  Trigger statistics,  Timestamp

TD FSM Limit (debug only): disabled  
 RO FSM Limit (debug only): disabled

Design compiled Thu, 15 Nov 2012 20:08:02  
 TD FSM State: TD\_FSM\_WAIT\_TRIGGER\_BECOME\_IDLE  
 RO FSM State: RO\_FSM\_WAIT\_BECOME\_IDLE  
 RO Queue: Active, words enqueued: 43  
 Current Trigger (15:0): 0011 1110 0100 0000, Not asserted  
 Buffered Trigger (15:0): 0011 1110 0100 0110, Type: 0x1


- Extendible and modular structure
- Master and slave mode operation
- Free running operation
- Up to 16 independent trigger modules
- 4 channel TDC for trigger time
- 8 general purpose trigger inputs
- Coincidence detection
- Periodic & Random pulser
- On-board and off-board trigger distribution
- Trigger generation from TDC channel inputs
- Tested successfully during the CBM and PANDA test beams with slave and master modes

- Well tested and debugged full software package – eventbuilder, unpacker and analysis software
- DABC as eventbuilder
  - Eventbuilding rate: 500MB/s
  - Event sorting, on the spot calibration, online server for data analysis
  - Delivery of raw data and calibrated data as hld or root data
- Stream framework as analysis software
  - Written in C++
  - For histograms root is used
  - Can be integrated in DABC
  - Monitoring with a browser or Go4
  - Automatic offset correction for ToT measurements
  - Automatic temperature correction (being tested...)



# NEW GENERATION : DI RICH

- New FEE concept for MA-PMT readout
- HADES + CBM RICH cooperation
- 32 channels, amplification, discrimination, TDC and DAQ
- No cables for analogue parts
- One backplane for 12 modules
- One backplane for signal, data, trigger, clock and power distribution
- Of course not risk free!



# TRB3 COMMUNITY

## Developers

Cahit Uğur	TDC
Jan Michel	TrbNet & DAQ
Grzegorz Korcyl	GbE
Manuel Penshuck	CTS
Michael Traxler	Organisation & Hardware
Ludwig Meier	Slow Control Software
Jörn Adamczewski-Musch	DAQ & Analysis
Sergey Linev	DAQ & Analysis
Matthias Hoek	Unpacking & Analysis

## Active Users

Marek Pałka  
Adrian Rost  
PANDA DIRC Groups in Mainz & GSI

Jochen Frühauf  
Andreas Neiser

PANDA Barrel DIRC  
PANDA ToF  
CBM – RICH  
HADES MDC FEE  
Mainz A2 Collaboration

## Detector Groups

PANDA Disk DIRC  
CBM Forward Calorimeter  
CBM – ToF  
HADES Calorimeter  
Mainz Neutron Detector

Coimbra PET Scanner  
and many more to come...


# TIME TO COME BACK






# BACK UP SLIDES

# FEE & 65 Channel TDC




- Trigger signal is digitised for reference time (65th channel)
- Data readout through 2Gbit/s optical link
- 5x16 cm to be plugged on the back of an MCP-PMT
- Very high density for FEE & 65 channel TDC + DAQ + Power
- Tested during the CBM October 2012 test beam
- The Sync message is processed at the internal TRB3-CTS and distributed to 4 FEEs
- Half detector readout with CBMRICH-FEE, other half with nXYTER

- 64 signals from detector
- Amplification
- Thresholds
- Input signal discrimination
- Time measurement
- Data readout




# FEE & 65 Channel TDC




- Trigger signal is digitised for reference time (65th channel)
- Data readout through 2Gbit/s optical link
- 5x16 cm to be plugged on the back of an MCP-PMT
- Very high density for FEE & 65 channel TDC + DAQ + Power
- Tested during the CBM October 2012 test beam
- The Sync message is processed at the internal TRB3-CTS and distributed to 4 FEEs
- Half detector readout with CBMRICH-FEE, other half with nXYTER

- 64 signals from detector
- Amplification
- Thresholds
- Input signal discrimination
- Time measurement
- Data readout




# FEE & 65 Channel TDC



- Trigger signal is digitised for reference time (65th channel)
- Data readout through 2Gbit/s optical link
- 5x16 cm to be plugged on the back of an MCP-PMT
- Very high density for FEE & 65 channel TDC + DAQ + Power
- Tested during the CBM October 2012 test beam
- The Sync message is processed at the internal TRB3-CTS and distributed to 4 FEEs
- Half detector readout with CBMRICH-FEE, other half with nXYTER

- 64 signals from detector
- Amplification
- Thresholds
- Input signal discrimination
- Time measurement
- Data readout



# TRB3 Platform: Software

### Hit Counters & TDC Registers

Configuration: Board: **dev**, DAC-Chain: **0**, Channel: **0**, Board Type: **Palma SP1**, Update Interval (ms): **500**, Reference (mV): **500**

Reg	Channel	Q01	Q02	Q03	Q04	Reg	Counter	Q01	Q02	Q03	Q04
c000	0	0	0	0	0	c100	Temperature	25.3	27.2	26.5	25.1
c001	1	0	0	0	0	c101	idropok	1	1	1	1
c002	2	0	0	0	0	c102	idropok_of	14	14	14	14
c003	3	0	0	0	0	c103	idropok_of	0	0	0	0
c004	4	0	0	0	0	c104	idropok_of	0	0	0	0
c005	5	0	0	0	0	c105	idropok_of	0	0	0	0
c006	6	0	0	0	0	c106	idropok_of	0	0	0	0
c007	7	0	0	0	0	c107	idropok_of	0	0	0	0
c008	8	0	0	0	0	c108	idropok_of	0	0	0	0
c009	9	0	0	0	0	c109	idropok_of	0	0	0	0
c010	10	0	0	0	0	c110	idropok_of	0	0	0	0
c011	11	0	0	0	0	c111	idropok_of	0	0	0	0
c012	12	0	0	0	0	c112	idropok_of	0	0	0	0
c013	13	0	0	0	0	c113	idropok_of	0	0	0	0
c014	14	0	0	0	0	c114	idropok_of	0	0	0	0
c015	15	0	0	0	0	c115	idropok_of	0	0	0	0
c016	16	0	0	0	0	c116	idropok_of	0	0	0	0
c017	17	0	0	0	0	c117	idropok_of	0	0	0	0
c018	18	0	0	0	0	c118	idropok_of	0	0	0	0
c019	19	0	0	0	0	c119	idropok_of	0	0	0	0
c020	20	0	0	0	0	c120	idropok_of	0	0	0	0
c021	21	0	0	0	0	c121	idropok_of	0	0	0	0
c022	22	0	0	0	0	c122	idropok_of	0	0	0	0
c023	23	0	0	0	0	c123	idropok_of	0	0	0	0
c024	24	0	0	0	0	c124	idropok_of	0	0	0	0
c025	25	0	0	0	0	c125	idropok_of	0	0	0	0
c026	26	0	0	0	0	c126	idropok_of	0	0	0	0
c027	27	0	0	0	0	c127	idropok_of	0	0	0	0
c028	28	0	0	0	0	c128	idropok_of	0	0	0	0
c029	29	0	0	0	0	c129	idropok_of	0	0	0	0
c030	30	0	0	0	0	c130	idropok_of	0	0	0	0
c031	31	0	0	0	0	c131	idropok_of	0	0	0	0
c032	32	0	0	0	0	c132	idropok_of	0	0	0	0
c033	33	0	0	0	0	c133	idropok_of	0	0	0	0
c034	34	0	0	0	0	c134	idropok_of	0	0	0	0
c035	35	0	0	0	0	c135	idropok_of	0	0	0	0
c036	36	0	0	0	0	c136	idropok_of	0	0	0	0
c037	37	0	0	0	0	c137	idropok_of	0	0	0	0
c038	38	0	0	0	0	c138	idropok_of	0	0	0	0
c039	39	0	0	0	0	c139	idropok_of	0	0	0	0
c040	40	0	0	0	0	c140	idropok_of	0	0	0	0
c041	41	0	0	0	0	c141	idropok_of	0	0	0	0
c042	42	0	0	0	0	c142	idropok_of	0	0	0	0
c043	43	0	0	0	0	c143	idropok_of	0	0	0	0
c044	44	0	0	0	0	c144	idropok_of	0	0	0	0
c045	45	0	0	0	0	c145	idropok_of	0	0	0	0
c046	46	0	0	0	0	c146	idropok_of	0	0	0	0
c047	47	0	0	0	0	c147	idropok_of	0	0	0	0
c048	48	0	0	0	0	c148	idropok_of	0	0	0	0
c049	49	0	0	0	0	c149	idropok_of	0	0	0	0
c050	50	0	0	0	0	c150	idropok_of	0	0	0	0

## TDC readout & channel monitoring & control

### Threshold Settings

Configuration: Board: **dev**, DAC-Chain: **0**, Channel: **0**, Board Type: **Palma SP1**, Update Interval (ms): **500**, Reference (mV): **500**

Channels (0-55): **1354**, Fine (0-255): **128**

13482 - 514.3 mV

### Central Trigger System

Status overview

Counter	Counts	Rate
Trigger asserted	39854029	300.30 KHz
Trigger rising edges	39854029	300.30 KHz
Trigger accepted	39046920	293.54 KHz

Last Valid Time: 1650 ns, Last Good Time: 1650 ns, 595.24 KHz

Throttles:  Limit Trigger Rate to [ ] KHz,  ignore all events

Full Stop:  as TdCmd script,  as shell script

Export CTS Configuration:  as TdCmd script,  as shell script

Trigger Channels

#	Enable	Trig. Cond.	Assignment	TdNet Type	Asserted	Edges
0	<input type="checkbox"/>	<input type="checkbox"/>	Ext. Logic - CDM	Ext. Logic - CDM	1070.58 counts	124.50 KHz
1	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Periodical Pulser 0	Ext. Logic - CDM	300.30 KHz	300.30 KHz
2	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Periodical Pulser 1	Ext. Logic - CDM	25.00 Mcnts	25.00 MHz
3	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Periodical Pulser 2	Ext. Logic - CDM	0.00 cnts/s	0.00 Hz
4	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Periodical Pulser 3	Ext. Logic - CDM	0.00 cnts/s	0.00 Hz
5	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Random Pulser 0	Ext. Logic - CDM	149.75 KHz	149.51 KHz
6	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Trigger Input 0	Ext. Logic - CDM	20.00 Mcnts/s	125.56 KHz
7	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Trigger Input 1	Ext. Logic - CDM	0.00 cnts/s	0.00 Hz
8	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Trigger Input 2	Ext. Logic - CDM	203.54 KHz	203.54 KHz
9	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Trigger Input 3	Ext. Logic - CDM	100.00 Mcnts/s	0.00 Hz
10	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Coincidence Module 0	Ext. Logic - CDM	100.00 Mcnts/s	0.00 Hz
11	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Coincidence Module 1	Ext. Logic - CDM	100.00 Mcnts/s	0.00 Hz
12	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Coincidence Module 2	Ext. Logic - CDM	100.00 Mcnts/s	0.00 Hz
13	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	Coincidence Module 3	Ext. Logic - CDM	100.00 Mcnts/s	0.00 Hz

Trigger Input Configuration and Coincidence Detectors

#	Imp. Rate	Invert	Delay	Spike Rej.	Override	# Window	Coincidence Detectors	Inhibit Mask (E:0)
0	125.56 Hz	<input type="checkbox"/>	0 ns	0 ns	System 2	0	<input type="checkbox"/>	<input type="checkbox"/>
1	0.00 Hz	<input type="checkbox"/>	0 ns	0 ns	System 2	1	<input type="checkbox"/>	<input type="checkbox"/>
2	203.54 KHz	<input type="checkbox"/>	0 ns	0 ns	System 2	2	<input type="checkbox"/>	<input type="checkbox"/>
3	0.00 Hz	<input type="checkbox"/>	0 ns	0 ns	System 2	3	<input type="checkbox"/>	<input type="checkbox"/>

Pulsers

#	Low-Period	Frequency	#	Random Pulsers	Mean Frequency
0	30.20 ns	301.20 KHz	0		100 kHz
1					
2					
3					

CTS Details

Readout config:  TdCmd,  Shell

TD FSM Limit (debug only):  enabled,  disabled

RO FSM Limit (debug only):  enabled,  disabled

TD FSM State: TD\_FSM\_WAIT\_TRIGGER\_BECOME\_IDLE

RO FSM State: RO\_FSM\_WAIT\_BECOME\_IDLE

Current Trigger (15.0): 0011 1110 0100 0000. Not asserted

Buffered Trigger (15.0): 0011 1110 0100 0010. Type: 0x1

## Trigger processing & control


```

# tbcflash program 0xf48 ../bitfiles/tcb3_periph_padiwa_20130321.bit
Found 4 Endpoint(s) of group TRB3 PERIPHERAL FPGA
NAME: tcb3_periph_padiwa_20130321.bit
DATE: Thu Mar 21 12:47:22 2013
USER:
Start programming ImageFile '../bitfiles/tcb3_periph_padiwa_20130321.bit'
You decided to reprogram the FlashMem(s) of TRB3 PERIPHERAL FPGA, are you sure (N,y): y
Programming Endpoint(s) @ Address 0xf48
Symbols:
E: Erasing
P: Programming
@: Success
.: Skipped

Block: 0 1 2 3 4 5 6 7 8 9 A B C D E F
0 @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
1 @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
2 @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
3 @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
4 @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
5 @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
6 @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
7 @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
8 @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
9 @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
A @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
B @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
C @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
D @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
E @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @
F @ @ @ @ @ @ @ @ @ @ @ @ @ @ @ @


Success
    
```

## Console based slow control software with many features




## Unpacking & Online Analysis

# Tapped Delay Line Method




- Tapped delay line is used for fine time measurements – suits well with the FPGA architecture
- Delay elements are realised by LUTs
- Fast carry chain structure forms the delay line
- Registers are used to sample the delay line

Tapped Delay Line Method




PFU Diagram


# Architecture of the TDC



Delay line is realised with Full Adders [3]




TDC Architecture




Slice diagram with LUTs programmed as Full Adders

# Laboratory Test Results


- Time difference measured between 2 channels
- $\Delta t = (t_{\text{coarse1}} - t_{\text{coarse2}}) - (t_{\text{fine1}} - t_{\text{fine2}})$
- RMS measured: 10.34 ps against the same clock
- Precision:  $10.34 \text{ ps} / \sqrt{2} = 7.3 \text{ ps RMS}$



Time difference between two measurements





Time precision test



Mean measurement test


# Architecture of TDC



Lattice ECP2M FPGA Slice Diagram, PFU Diagram and Floor-plan



# Architectural Effects of FPGA

- Effect of primary clock line in the FPGA
- Effect of longer inter-slice routings
- Effect of PFU architecture




# Architectural Effects of FPGA

- Effect of primary clock line in the FPGA
- Effect of longer inter-slice routings
- Effect of PFU architecture





# Architectural Effects of FPGA





# Architectural Effects of FPGA

- Effect of primary clock line in the FPGA
- Effect of longer inter-slice routings
- Effect of PFU architecture




# Wave Union Launcher

- More than one delay line is necessary in order to reduce the effect of wide bins
- Wave union launcher is implemented
- Bin widths & non-linearities are reduced




# Wave Union Launcher

- More virtual bins
- Narrower bins
- Homogeneous bin distribution





Bins: ~240  
Mean: ~20 ps  
Max: ~45 ps



Bins: ~520  
Mean: ~10 ps  
Max: ~35 ps


# Statistical Error & Precision

- Time difference measured between 2 channels
- $\Delta t = (t_{\text{coarse1}} - t_{\text{coarse2}}) - (t_{\text{fine1}} - t_{\text{fine2}})$
- RMS measured: 10.34 ps  
against same clock
- Precision:  $10.34 \text{ ps} / \sqrt{2} = 7.3 \text{ ps}$
- Effect of 2 transitions:  
 $14.82 \text{ ps} / 10.34 \text{ ps} = 1.43 \text{ factor}$




# Precision vs Temperature

## RMS vs Temperature




# Precision & Mean vs Statistics

## RMS - Mean vs Hit #



## Precise TDCs in FPGAs



- TDC time precision down to 3.6 ps [RMS] (between two channels) using the wave union method [Jinyuan Wu] are possible

- No cut on tails!

- Trade-off for number of channels, time precision and dead time can be adjusted to the needs of the application

- 65 channels in an FPGA

- <20 ps RMS time precision on each channel [RMS]