The MIP Timing Detector for the CMS Phase II Upgrade

Özgür Sahin
CEA Saclay - Irfu
On behalf of the CMS collaboration

Outline:
- Motivation and introduction
- Barrel timing layer
- Endcap timing layer
- DAQ and clock distribution
- Conclusion
High Luminosity - Large Hadron Collider will deliver 10 times more integrated luminosity.

Significant challenge for the detectors; up to 5 times more average pile-up interactions.

CMS and ATLAS detectors will be upgraded (Phase II - HL upgrade)

- Cope with the challenging conditions
- Extend the physics reach.
Increase in the pileup interactions deteriorates association of the tracks with the hard interactions hence worsen the physics performance.

A timing detector that measures precisely the production time of MIPs will mitigate the pileup impact and enable new physics reach such as search for long-lived particles.
Improve the efficiency of the Higgs self coupling measurements: more than 20% improvement in the HH→bbγγ.

Direct measurement of the LLP mass (only possible with the timing detectors).

Significant benefits in the heavy ion physics such as charged particle identification capabilities.
The MIP timing detector (MTD) will have **35 ps resolution** at the beginning of its lifetime.

- It will have an hermetic **coverage up to \( \eta = 3 \).**

Why two different technologies?

- Radiation hardness and cost!
Barrel timing layer consists of 166k LYSO crystals (32 m2) readout with 332k SiPMs covering up to $\eta=1.48$.

- **LYSO crystals**: high signal to noise ratio, signals with fast rise time, high radiation tolerance.
- 35 ps resolution at the beginning of lifetime, 60 ps resolution by the end of lifetime.
• The readout is performed by silicon photo multipliers (SiPM) and the readout ASIC (TOFHIR).

• **Small cell size SiPM**: fast readout, robust against magnetic field and radiation, low power consumption.

• LYSO crystal bars read out on two sides - improved resolution and response insensitive to position.

• The **TOFHIR ASIC** has **32 independent channels (can readout 16 crystals)**, each containing independent amplifiers, discriminators, time-to-digital converters and charge-to-digital converters.
• Uniform time response and resolution obtained from both SiPMs,

• Combining both SiPM provides $\sqrt{2}$ improvement in the resolution!
Endcap timing layer consists of 15.8 m² thin Low-Gain Avalanche Detector (LGAD) sensors (21.2×42 mm² sensor area with 1.3×1.3 mm² pixels) covering from $\eta=1.6$ up to $\eta=3.0$.

- Thin LGAD sensors: signals with fast rise time, very high radiation tolerance.
- 35 ps resolution at the beginning of lifetime, 60 ps resolution by the end of lifetime.
The Ultra Fast Silicon Detectors can be achieved with an additional gain layer (LGAD) and are optimized for timing.

- Common CMS & ATLAS development.

- The **ETL readout ASIC (ETROC)** is designed to handle a **16x16 pixel cell matrix**

- Each channel consists of a preamplifier, a discriminator, a TDC used to digitize the TOA (time of arrival) and TOT (time over threshold) measurements

- H-tree clock distribution.
• **30 ps resolution** with a 5x5 sensor with 1.3×1.3 mm² pixels,

• **Uniform time resolution of 40 ps** after irradiation.
Slow control, fast control and trigger signals are sent via the DAQ links. Therefore, all links are bidirectional and will operate at 10 Gb/s or 5 Gb/s.

- ETL: 1600 links (800 per endcap detector)
- BTL: 864 links (432 concentrator cards)
- MTD DAQ node has 2 FPGAs

Communication with the BTL frontend is established.
The clock distribution should provide a stable clock with less than 15ps RMS jitter.

In the baseline distribution the DAQ link is used to distribute the embedded clock.

Characterization results:

- Backend system with characterization board frontend 12 ps RMS jitter at 160 MHz (BTL) and 5 ps RMS jitter at 40 MHz (ETL).
- Frontend system with an evaluation board backend 6 ps RMS jitter
- lpGBT -> 3 ps/C and 4 ps/mV.

If the baseline clock distribution fails to meet the performance expectation, an alternative clock distribution scheme will be used.

Clock is recovered from RFrx. The clock distributed to the frontend modules without encoding. Requires additional optical fiber and transceivers for each readout unit.

A clock distribution network better than few ps RMS jitter can be achieved.
The projects is approved!

- TDR is public: https://cds.cern.ch/record/2667167/files/CMS-TDR-020.pdf

Production:
- BTL in 2021-2022,
- ETL in 2022-2024

Installation:
- BTL in 2023,
- ETL in 2025.

2026 commissioning.
Conclusion

- Large Hadron Collider will undergo to a High Luminosity upgrade,
- Aims to deliver ten times more integrated luminosity, **five times more pileup interactions**.
- Precision timing measurements (~**30 ps resolution**) will be an important tool to mitigate the impact of the pileup.
- The MIP timing detector has an hermetic coverage up to $\eta=3$. It provides precision timing for MIPs.
  - **Mitigates the pileup impact** - effectively reduces the expected average pileup to the current conditions.
  - **Extend the physics reach**.
- BTL consists of LYSO crystals and read out with SiPMs and TOFHIR ASIC.
- ETL employs LGAD sensors 1.3 mm$^2$ pixel, readout with ETROC ASIC.
- Test beams are ongoing. The results are promising and meet the expectations.