



# R.Itoh, KEK




# What is COPPER?

## COPPER is a unified "pipeline read-out platform" module. (Common Pipelined Platform for Electronics Readout)



# **COPPER : Reality**

digitizers are mounted as daughter cards



Data transmission thru. 100base-T -> 1000Base-T (COPPER III)

For Belle II DAQ, "HSLB", which is a high-speed optical link receiver, is mounted as "FINESSE".

# **COPPER History**

- Early 2002
  - Design from scratch.
- Mid. 2003
  - COPPER prototype.
- Mid. 2004
  - Upgrade to COPPER-II.
  - More than 30 kHz L1 rate for > 400 bytes/ev/FINESSE.
- Early 2005
  - # of FINESSE variations increased eventually.
- Mid. 2005
  - Installation to the Belle EFC.

- 2006-
  - Belle DAQ Upgrade
  - Telescope array DAQ
  - KEK TRIAC DAQ
  - J-PARC beam line monitor

• 2008-

- Belle II DAQ design with COPPER
- 2009
  - Upgrade to COPPER-III
- 2010-
  - Belle2link development

• 2014-

- Belle II DAQ operation started

#### Why COPPERs in Belle II DAQ?

- \* We had accumulated a lot of experience with it in the previous Belle experiment.
  - <- Belle DAQ upgrade from FASTBUS TDC to COPPER TDC.
  - => Stable DAQ operation from the beginning of Belle II.
- \* Cost reduction by recycling Belle COPPERs.
  - => 1/3 of COPPERs are recycled from Belle.
- However, it turned out to be difficult to maintain the system until the very end of Belle II experiment, which is supposed to run over 10 years.

### Why is the maintenance of COPPER system difficult?

- 1. The design of COPPER is based on the old PC technology, such as PCI-bus, which is already obsolete.
- 2. The production of many parts used in COPPER is already discontinued.
  - \* Network controller chip
  - \* Chipset used in the CPU card (PrPMC)
  - \* Various control chips used in COPPER (FIFO.....)
- 3. The production company of COPPER say they cannot support COPPERs any more.
  - We still have a number of backup COPPER modules, but it is limited (especially COPPER III, majority of COPPERs in our DAQ).
- 4. Cannot keep up with the evolution of Belle II software.
  \* COPPER CPU has the 32bit architecture, but recent Belle II software, which is heavily utilized in COPPER CPU, is now all 64bit based while abandoning the support for 32bit....

#### Further concern:

- There could be a chance that the accelerator luminosity goes up beyond the design value.
  - <- Remember the fact that KEKB achieved twice luminosity of the design value!
- In this case, the processing power of COPPER becomes the bottleneck of DAQ, which was designed for the luminosity up to L=8x10<sup>35</sup>
  - \* PCI bus speed cannot manage the expected data flow.
  - \* Lack of processing power of CPU card.

# Replacement of old COPPERs is required.

# Strategy

Replace COPPERs with a number of high-density FPGA based processing cards equipped in xTCA crates without modifying other components.

- We will keep the same detector front-end and the data transport through Belle2link.
   No change in the detector interface.
- We will keep the same backend readout (readout PC, event builder, HLT....).
  - \* Ethernet(GbE) based connection

# Timeline

- Original idea was to start the R&D for the upgrade from 2018, but it may be deferred by one year because of the delay in Belle II schedule.
- It will require two years to complete the R&D.
- We will start the mass production of new readout cards from next year after the R&D, and complete the production in 3 years.
- The actual replacement of COPPERs will start in 2<sup>nd</sup> year of the production at the earliest.
- Subsystem-by-subsystem replacement is planned (as we did in Belle I to replace FASTBUS TDC with COPPERs).
- Complete the replacement by 2023(could be 2024) at the earliest.

### **Cost Estimation**

- Cost estimation given to Belle II Financial Board in 2015 assuming the start of R&D in 2018.
- Cost was estimated based on Yamada-san's proposal

# a) Preparation cost

- \* Two years for preparation
- \* Development of prototype card
- \* Firmware development
  - <- we can make use of existing development tools.

(Unit: 1,000yen)

			(0		
	FY2018		FY2019		
Budget			Budget		
	Prototype board	3,000	Prototype board	4,000	
	MCH board 400 uTCA shelf 600				
	Total	4,000	Total	4,000	
	Plan		Plan		
•	Design and production of a prototype board		Debugging with prototype boards		
•	Development of firmware		Designing of the mass production board Development of firmware		

#### b) Production cost

\* Start board mass production from FY2020

\* Complete production in FY2022 to install all by FY2023.

(Unit: 1,000yen)

FY2020	FY2021		FY2022		
Budget	Budget		Budget		
Board production	1,400x18 =25,200	Board production	1,400x24 = 33,600	Board production	1,400x24 =33,600
Cable, patch panel for installation	500		500		500
MCH boards	400x6 =2,400				
uTCA shelves	600x7 =4,200				
Total	32,300	Total	34,100	Total	34,100
Plan	Plan		Plan		
<ul> <li>Mass production</li> <li>(SVD, TRG, TOP and ARICH)</li> <li>Test of boards</li> <li>Installation work</li> <li>Firmware development, d</li> </ul>	<ul> <li>(CDC and ECL)</li> <li>➤ Test of boards</li> <li>➤ Installation work</li> </ul>		<ul> <li>Mass production</li> <li>(KLM and 10 spares )</li> <li>Test of boards</li> <li>Installation work</li> <li>Firmware development, debugging</li> </ul>		

## Funding

- Budget request has been issued to Belle II FB in 2015 and it is basically approved (M&O budget).
   But still unclear because of the change in Belle II schedule.
- We are also applying for other funding source (like JSPS-grant).
- Your contribution is, of course, very much welcome.

#### Collaboration

- We would like to start the upgrade project open to all collaboration members.
- If you have a nice proposal (just like Igor's), please let us know.
- We will continue the discussion on the final design of the upgrade in coming few years until we start the R&D.