

The Belle II Pixel Detector Data Acquisition and Background Suppression System

Klemens Lautenbach
- for the Belle II Pixel Detector Group

Instrumentation on Colliding Beam Physics,
Novosibirsk 3.3.2017


1 The Belle II Detector


- 1 The Belle II Detector
- 2 Requirements for the Pixel Detector DAQ


- 1 The Belle II Detector
- 2 Requirements for the Pixel Detector DAQ
- 3 The PXD DAQ System
 - the ASIC part, Front End Electronics
 - backend data handling
 - selection of interesting events
 - calculating ROIs

- 1 The Belle II Detector
- 2 Requirements for the Pixel Detector DAQ
- 3 The PXD DAQ System
 - the ASIC part, Front End Electronics
 - backend data handling
 - selection of interesting events
 - calculating ROIs
- 4 Slow control system

- 1 The Belle II Detector
- 2 Requirements for the Pixel Detector DAQ
- 3 The PXD DAQ System
 - the ASIC part, Front End Electronics
 - backend data handling
 - selection of interesting events
 - calculating ROIs
- 4 Slow control system
- 5 Results from Beam Test at DESY









SVD

- ▶ Second innermost detector, 4 layers
- ▶ Orthogonally arranged p-doped and n-doped silicon strips
- ▶ Occupancy very high ($\sim 10\%$) due to short distance to IP and strip topology
 - first layer at $r = 38$ mm
 - fourth layer at $r = 140$ mm
- ▶ Angular acceptance, 17° to 150°
- ▶ Reconstruction of low- p_T (50 MeV) tracks possible
→ DATCON



One PXD half ladder



PXD

- ▶ Innermost Belle II detector, two layers at 14 mm and 22 mm around beam pipe
- ▶ Inner layer made up of 8, outer of 12 so called "ladders"
 - each ladder glued from two "half ladders", which are read out independently
 - sensitive area thinned down to $75\mu\text{m}$
 - each has 768×250 Pixel $\rightarrow$ in total ~ 8 million Pixels
 - sounds not that much, every iPhone has as many pixels
 - $\rightarrow$ **BUT**: readout time is $20\mu\text{s}$ leading to 50000 frames per second (iPhone 60fps)
- ▶ Each pixel based on DEPFET (DEPleted Field Effect Transistor) technology
- ▶ Improves vertex resolution by factor of 2 $\rightarrow 25\mu\text{m}$ in beam direction

Trigger and data rate estimation

- ▶ Belle II trigger rate 30kHz
- ▶ For the PXD we expect a maximum occupancy of 3%, most of it background
 - Synchrotron radiation
 - Beam gas scattering
 - Touscheck scattering
 - Radiative Bhabha scattering
 - Two γ processes (main background source)
- ▶ Given these background processes we expect a data rate of 20 GB/s
 - 10 times more than all other Belle II subdetectors

Requirements for the PXD-DAQ


- ▶ Online data reduction of factor 30 by rejecting background events
- ▶ High bandwidth data transfer
- ▶ Parallel processing of events
 - ⇒ FPGA based DAQ platform implemented in the ATCA (Advanced Telecommunications Computing Architecture) standard

Selecting pixels - Switcher

- ▶ Gate and clear signal
- ▶ 32x2 channels
- ▶ Fast HV ramp to clear DEPFET

From current to digits - DCD

- ▶ Drain Current Digitizer
- ▶ 256 input channels with 8-bit ADC
- ▶ 50 ns sampling time





First framing - Data Handling Processor (DHP)

- ▶ Stores raw data and pedestals
- ▶ Performs zero suppression and pedestal correction
- ▶ First data forming

DHH - Data Handling Hub

- ▶ ATCA standard shelf
- ▶ Consists of
 - 8 carrier cards
 - 8 modules with Camera link (DHI) transmitting control signals like JTAG, command line, ...
 - 8 data combiner modules (DHC) trigger distribution, sub event building
 - 40 data receiver modules (DHE) receiving pixel data, 5 per DHC, ASIC control
- ▶ Xilinx Virtex 6 FPGA on all boards





Schematic dataflow of 5 PXD half ladders combined in one DHC module.

ONSEN Hardware - overview

- ▶ Developement in cooperation between IHEP Beijing and JLU Giessen
- ▶ ATCA shelf including:
 - 14 ATCA slots for carrier boards
 - Full Mesh backplane, communication of MGTs via AURORA
 - Power supply and cooling
- ▶ 9x Carrier Boards, each with a Power Supply Board and RTM (Rear Transition Module)
- ▶ 33x AMC daughter boards
- ▶ Board control via IPMI and dedicated daughter boards




Carrier Board

- ▶ Xilinx Virtex 4 FPGA
- with power pc 405
- ▶ 4 AMC daughter card slots
- ▶ GBit ethernet for slow control
- ▶ Mini usb for serial access
- ▶ Data transfer between carrier boards via backplane MGT
- ▶ Data transfer to AMC cards via LVDS links




D. Getzkow




AMC card

- ▶ Xilinx Virtex 5 FPGA
 - with power pc 440
- ▶ 2x2 GB RAM, for Event storage
- ▶ 2x6.25 Gb/s SFP+ transceivers
 - Xilinx AURORA protocol (optical)
 - SiTCP, TCP implementation
- ▶ GBit ethernet for slow control
- ▶ Mini usb for serial access
- ▶ ROI merging and selection of DHC data

D. Getzkow




Particle trajectory, originating from a physically interesting event near the interaction point (red). The green areas on the detector surface of the PXD illustrate a **Region Of Interest** ROI.



ROI on the PXD sensor surface.


HLT - Software Tracking


- ▶ High Level Trigger
- ▶ CPU farm processing data of all Belle II sub-detectors except PXD
- ▶ Performs event selection, no HLT trigger $\Rightarrow$ event rejected $\Rightarrow$ data reduction by factor of 3
- ▶ Picture shows the HLT setup at testbeam - not the full system



DATCON - Hardware Tracking


- ▶ Data Acquisition Tracking Concentrator Online Node
- ▶ 2 x 9-slot μ TCA shelves
- ▶ 12 concentrator boards
 - AMC boards with Xilinx Virtex 5 FPGA
 - 4 sfp cages, GTP transceivers
 - receive data from SVD
- ▶ 2 tracker boards
 - Equipped with Xilinx Virtex 6 FPGA
 - Infiniband connector, GTX transceivers
 - Perform online tracking
 - Hough and conformal transformation
- ▶ Picture shows the DATCON setup at testbeam - not the full system





EPICS




- ▶ Slow control software
- ▶ Control via IOCs (Input Output Controller)
- ▶ PVs (Process Variables) are connected with registers on the hardware
- ▶ PVs are defined in database file loaded and accessible by IOC



Example of an EPICS IOC with register control.


CSS

- ▶ GUI reflecting the Status of the system
- ▶ Can be used for monitoring and interacting
- ▶ Provides alarm system for shifters



Beam test performed with ...

- ▶ Full DAQ chain with 2 PXD half ladders and 4 SVD modules
- ▶ Final hardware of ONSSEN system
- ▶ Tracking with three HLT cores
- ▶ Multiple ROIs per PXD layer
- ▶ Two DHC Streams → 2 ROI selectors
- ▶ All controlled by global run and slow control
- ▶ Live Data Quality Monitoring on CSS
- ▶ More than 10^9 events recorded
- ▶ Overnight runs for stability tests
- ▶ Tested with up to 4.1 kHz (limited by beam structure)





If you look at the numbers $\rightarrow$ ROI reduction ≈ 2 because of ROI expansion due to remapping problem.

Picture from April 2016 testbeam, ongoing campaign has implemented remapping and hopefully a better reduction.


Results from Beam Test at DESY

- correlation of inner and outer layer in row direction






inner sensor




outer sensor




no secondary target - field on

Difference of ROI-Centers of inner and outer Layer (Run 332)




no secondary target - field off


Difference of ROI-Centers of inner and outer Layer (Run 343)



lead target - field on

Difference of ROI-Centers of inner and outer Layer (Run 339)





Thank you for your attention

Спасибо за внимание